Hacker News new | past | comments | ask | show | jobs | submit login

You can overcome 2 by building a software that parametrizes your hardware.

Just like a core wizard, you can build a Python scripts that output the Verilog/VHDL code according to the desired settings. Not only accelerates the process, but may also prevent bugs on the long run.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: