The SIMT architecture makes it look to the programmer like each FPU is a separate core, but all the cores in an SM have to run in lockstep to get good performance.