Probably because NMOS masks don't translate well to this technology. And the chip has big standard cell auto placed and routed energy, so it's probably not that big of a deal for the benefit to be working in a sane HDL before hardening the design.

And the ubiquitous 8051s don't typically use Intel masks AFAIK for the same reasons. You really want to optimize for whatever process node currently makes sense.