Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
Taniwha
on Nov 1, 2020
|
parent
|
context
|
favorite
| on:
An ex-ARM engineer critiques RISC-V
VLIW is (IMHO, and I've built them) an architectural dead end a bit like the original MIPS delay slots it made sense at one point in one particular process, they don't scale well over time
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
