Hacker News new | past | comments | ask | show | jobs | submit login

Should take Verilog binary construction syntax, like { 12'd12, 16'hffee, 3'b101 } (or something similar that would fit with C's syntax).



Maybe not.


Why not? If you have to combine bit fields now, it's a mess of shifting and masking.




Join us for AI Startup School this June 16-17 in San Francisco!

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: