Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
TomVDB
on May 12, 2018
|
parent
|
context
|
favorite
| on:
Chip 2.0: High Level C to Verilog with Python Bind...
Indeed, there is not.
I had to run the example design to fully understand what it's trying to do.
Join us for
AI Startup School
this June 16-17 in San Francisco!
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
I had to run the example design to fully understand what it's trying to do.