Reading this article I struck me that you could use the same analysis to design FinFET junctions to have the localisations coincide with the dielectric boundary to reduce gate leak, and hence power consumption and heat.